

# United States Patent and Trademark Office

UNITED STATAS DEPARTMENT OF COMMERCE United States Parent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1499 Alexandria, Virginia 22313-1450

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/730,896		12/10/2003	J. Thomas Pawlowski	M4065.1008/P1008 5186		
24998	7590	12/08/2005		EXAMINER		
		IRO MORIN & OS	MYERS, PAUL R			
2101 L Street Washington		037		ART UNIT	PAPER NUMBER	
<b>5</b> ,				2112		
				DATE MAILED: 12/08/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
		10/730,896	PAWLOWSKI, J. THOMAS			
	Office Action Summary	Examiner	Art Unit			
		Paul R. Myers	2112			
Period fo	The MAILING DATE of this communication app	1 '	l l			
A SH WHI( - Exte after - If NO - Failu Any	IORTENED STATUTORY PERIOD FOR REPLICATION OF THE MAILING DOTAILS IN THE MAILING DOTAILS OF THE MAILING THE	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONED	I. lely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status		,				
-	Responsive to communication(s) filed on <u>06 Jac</u> This action is <b>FINAL</b> . 2b) This Since this application is in condition for alloware closed in accordance with the practice under E	s action is non-final.  nce except for formal matters, pro				
Disposit	ion of Claims					
5)□ 6)⊠ 7)□ 8)□	Claim(s) <u>1-63</u> is/are pending in the application 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) <u>1-63</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/o ion Papers The specification is objected to by the Examine	wn from consideration. r election requirement.	·			
10)□	The drawing(s) filed on is/are: a) accomplicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Extended to be the Extended to be the Extended to be a second or declaration.	epted or b) objected to by the Eddrawing(s) be held in abeyance. See ion is required if the drawing(s) is objected.	37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
Priority ι	ınder 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
2) ☐ Notic 3) ⊠ Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date 1/6/04.	4) Interview Summary ( Paper No(s)/Mail Dat 5) Notice of Informal Pa 6) Other:	te			

Application/Control Number: 10/730,896

Art Unit: 2112

### **DETAILED ACTION**

# Claim Rejections - 35 USC § 112

- 1. The following is a quotation of the second paragraph of 35 U.S.C. 112:
  - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 2. Claim 28 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In regards to claim 28: the phrase "on the with" is believed to be --on the first bus with--.

# Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- Claims 1-5, 9-13, 17-18, 21-22, 26-30, 33-36, 43-49, 55-61, 63 are rejected under 35
   U.S.C. 102(b) as being anticipated by Curran PN 5,574,921.

In regards to claims 1, 17, 26, 48, 63: Curran teaches a method of performing bus inversion on first bits (181) to be transmitted on a bus (188), said method comprising the steps of: capturing a state of previously transmitted bits on the bus (186 nbits); capturing a state of an inversion bit associated with the previously transmitted bits (186 sbit); and determining from the

captured state of the previously transmitted bits (186 nbits) whether the first bits should be inverted (via 183 184 and 185).

In regards to claims 2, 27, 49: Curran teaches inverting the bits if it is determined the bits should be inverted (via 185).

Page 3

In regards to claims 3-4, 9, 21, 28-29, 33: Curran teaches outputting the inverted/not inverted first bits on the bus; and outputting the inversion bit with a value indicating that the first bits have been inverted/not inverted.

In regards to claims 5, 18, 30: Curran teaches inverting if the hamming distance is greater than ½ the number of bits.

In regards to claim 10: Curran teaches the number of bits being N. 50% of all values of N are odd.

In regards to claims 11, 34: Curran captures the bits only when bits are available to be transferred.

In regards to claims 12, 35: Curran captures the bits on every transfer.

In regards to claims 13, 22, 36: Curran makes the determination for reducing the number of transitions of the first bits and the inversion bit.

In regards to claims 43-47, 55-60: Curran teaches the number of bits being N. 4,8,9,16 and 32 are included in N.

In regards to claim 61: Curran teaches multiple inversion bits.

Application/Control Number: 10/730,896

Art Unit: 2112

5. Claims 1-5, 9-13, 17-18, 21-22, 26-30, 33-36, 38-39, 41-49, 51-52, 54-61, 63 are rejected under 35 U.S.C. 102(b) as being anticipated by Bus-Invert Coding for low-power I/O by M.R. Stan and W.P. Burleson herein after Burleson.

Page 4

In regards to claims 1, 17, 26, 48, 63: Burleson teaches a method of performing bus inversion on first bits (D0-D7 or sub-buses section III C.) to be transmitted on a bus (bus), said method comprising the steps of: capturing a state of previously transmitted bits on the bus (Pages 53-54 steps 1-4); capturing a state of an inversion bit associated with the previously transmitted bits (invert and description of figure 6)); and determining from the captured state of the previously transmitted bits (D0-D7) whether the first bits should be inverted (steps 1-4).

In regards to claims 2, 27, 49: Burleson teaches inverting the bits if it is determined the bits should be inverted (step 2).

In regards to claims 3-4, 9, 21, 28-29, 33: Burleson teaches outputting the inverted/not inverted first bits on the bus; and outputting the inversion bit with a value indicating that the first bits have been inverted/not inverted.

In regards to claims 5, 18, 30: Burleson teaches inverting if the hamming distance is greater than ½.

In regards to claim 10: Burleson teaches the number of bits being N. 50% of all values of N are odd.

In regards to claims 11, 34: Burleson captures the bits only when bits are available to be transferred.

In regards to claims 12, 35: Burleson captures the bits on every transfer.

Art Unit: 2112

In regards to claims 13, 22, 36: Burleson makes the determination for reducing the number of transitions of the first bits and the inversion bit.

In regards to claims 38-39, 51-52: Burleson teaches the bus can also be the address bus.

In regards to claims 41-42, 54: Burleson teaches the bus can be the data bus.

In regards to claims 43-47, 55-60: Burleson teaches the number of bits being N. 4,8,9,16 and 32 are included in N.

In regards to claim 61: Burleson teaches multiple inversion bits.

6. Claims 1, 13-15, 17, 22-24, 26, 36-37, 48, 50, 63 are rejected under 35 U.S.C. 102(e) as being anticipated by de la Iglesia et al PN 6,490,703.

In regards to claims 1, 17, 26, 48, 63: de la Iglesia et al teaches a method of performing bus inversion on first bits (Fig 2A-2D) to be transmitted on a bus, said method comprising the steps of: capturing a state of previously transmitted bits on the bus (Hamming code); capturing a state of an inversion bit associated with the previously transmitted bits (Flip); and determining from the captured state of the previously transmitted bits whether the first bits should be inverted.

In regards to claims 13, 22, 36: de la Iglesia et al teaches the determination for reducing the number of transitions of the first bits and the inversion bit (POLF).

In regards to claims 14, 23, 37, 50: de la Iglesia et al teaches the determination for reducing the number of bits having a predetermined logic state (POLS).

In regards to claims 15, 24: de la Iglesia et al teaches the state being a logical 1.

Art Unit: 2112

# Claim Rejections - 35 USC § 103

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claims 6-8, 19-20, 31-32, 38-42, 51-54, 62 are rejected under 35 U.S.C. 103(a) as being unpatentable over Curran PN 5,574,921.

In regards to claims 6, 19, 31: Curran teaches taking into account the inversion bit.

Curran does not teach computing the hamming distance than taking into account the inversion bit instead Curran teaches taking into account the inversion bit than computing the hamming distance. However in Curran when taking into account the inversion bit, if the hamming distance of the data equal ½ the number of bits than the only bit remaining is the inversion bit. Thus if the value of the inversion bit is 1 than the over all hamming distance will be greater than ½ and the next inversion bit will be set to 1. If the value of the inversion bit is 0 than the over all hamming distance will be less than ½ and the next value of the inversion bit will be set to 0.

Thus if the hamming distance of the data is ½ than the next value of the inversion bit will be set to the previous value of the inversion bit. It would have been obvious to a person of ordinary skill in the art at the time of the invention to compute the hamming distance than take into account the inversion bit as a basic principal of math.

In regards to claim 7: Curran teaches the number of bits being N. 50% of all values of N are even.

In regards to claims 8, 20, 32: Curran teaches outputting the inverted/not inverted first bits on the bus; and outputting the inversion bit with a value indicating that the first bits have been inverted/not inverted.

In regards to claims 38-42, 51-54: Curran teaches inverting the "bus" Curran does not limit the type of bus. Curran is silent if the bus is the address, command or data bus. Official Notice is taken that address, data and command buses are well known types of buses. It would have been obvious to a person of ordinary skill in the art at the time of the invention perform Curran's invention on any type of parallel bus because this would have provides for Curran's power savings without limiting the type of bus.

In regards to claim 62: Curran teaches the inversion as described above. Curran only expressly teaches two devices the sending and receiving devices. Curran does not expressly state that there can be more than 2 devices. Official notice is taken that systems with more than 2 devices are common. It would have been obvious to use Curran's bus inversion system in systems.

9. Claims 6-8, 19-20, 31-32, 40, 53, 62 are rejected under 35 U.S.C. 103(a) as being unpatentable over Burleson.

In regards to claims 6, 19, 31: Burleson teaches taking into account the inversion bit.

Burleson does not teach computing the hamming distance than taking into account the inversion bit. However Burleson is silent as to when to take into account the inversion bit, if the hamming

distance of the data equal ½ the number of bits than the only bit remaining is the inversion bit.

Thus if the value of the inversion bit is 1 than the over all hamming distance will be greater than ½ and the next inversion bit will be set to 1. If the value of the inversion bit is 0 than the over all hamming distance will be less than ½ and the next value of the inversion bit will be set to 0.

Thus if the hamming distance of the data is ½ than the next value of the inversion bit will be set to the previous value of the inversion bit. It would have been obvious to a person of ordinary skill in the art at the time of the invention to compute the hamming distance than take into account the inversion bit as a basic principal of math.

In regards to claim 7: Burleson teaches the number of bits being N, in all examples the number of bits being even.

In regards to claim 8, 20, 32: Burleson teaches outputting the inverted/not inverted first bits on the bus; and outputting the inversion bit with a value indicating that the first bits have been inverted/not inverted.

In regards to claims 40, 53: Burleson teaches inverting the data and address buses.

Burleson does not limit the type of bus. Official Notice is taken that address, data and command buses are well known types of buses. It would have been obvious to a person of ordinary skill in the art at the time of the invention perform Burleson's invention on any type of parallel bus because this would have provides for Burleson's power savings without limiting the type of bus.

In regards to claim 62: Burleson teaches the inversion as described above. Burleson does not expressly state that there can be more than 2 devices. Official notice is taken that systems with more than 2 devices are common. It would have been obvious to use Burleson's bus inversion system in systems

Art Unit: 2112

10. Claims 16, 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over de la Iglesia et al PN 6,490,703.

In regards to claims 16, 25: de la Iglesia et al teaches the predetermined logic state being a logical 1. Official Notice is taken that negative logic is well known. It would have been obvious to have the predetermined logic state to be a logical 0 because this would have accounted for systems in which logical 0 consumes more power than logical 1 such as negative logic.

#### Conclusion

11. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul R. Myers whose telephone number is 571 272 3639. The examiner can normally be reached on Mon-Thur 6:30-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached on 571-272-3676. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2112

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PAUL R. MYERS
PRIMARY EXAMINER

Paul R. Myens

PRM December 5, 2005